Analysis and Design of a Tri-Level Current-Steering DAC With 12-Bit Linearity and Improved Impedance Matching Suitable for CT-ADCs

Brendan Mullane, Shantanu Mehta, Daniel O'Hare, Vincent O'Brien, Eric Thompson

Research output: Contribution to journalArticle

Abstract

This paper presents the design of a low-latency, highly linear current-steering DAC for use in continuous-time ADCs. A detailed analysis of equivalent unary-weighted current-steering DAC topologies in terms of mismatch, noise, and output-impedance related distortion is carried out. From this analysis, we propose a tri-level DAC design that achieves 12-bit static linearity and is suitable for implementation in a continuous-time ADC architecture. To reduce output-impedance related distortion, the design combines DAC slice impedance matching with a proposed compensation technique. By incorporating the tri-level DAC in a continuous-time ADC architecture, the technique demonstrates ~ 8dB improvement in DAC dynamic performance at high frequencies over the Nyquist-band at 100MS/s. The DAC has been verified by simulation results in TSMC 1.2V 65nm CMOS technology.

Original languageEnglish (Ireland)
Article number9094170
Pages (from-to)34-47
Number of pages14
JournalIEEE Open Journal of Circuits and Systems
Volume1
DOIs
Publication statusPublished - 2020

Keywords

  • Current-steering
  • DACs
  • DNL
  • HD3
  • INL
  • SFDR
  • Thermal noise
  • Tri-level

Fingerprint

Dive into the research topics of 'Analysis and Design of a Tri-Level Current-Steering DAC With 12-Bit Linearity and Improved Impedance Matching Suitable for CT-ADCs'. Together they form a unique fingerprint.

Cite this