Efficient utilization of FPGA using LUT-6 architecture

Razia Zia; Muzaffar Rao; Arshad Aziz; Parvez Akhtar

doi:10.4028/www.scientific.net/AMM.241-244.2548

Efficient utilization of FPGA using LUT-6 architecture

Razia Zia, Muzaffar Rao, Arshad Aziz, Parvez Akhtar

National University of Sciences and Technology Pakistan

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

Field Programmable gate array (FPGA) technology is continuously gaining market share and becoming essential part of the today's modern embedded systems. The most common FPGA architecture consists of an array of logic blocks called Configurable Logic Block (CLB), I/O pads, and routing channels. In general, a logic block (CLB) consists of logical cells called Slices and other dedicated resources. A typical cell consists of LUTs (Look up table). In modern FPGAs, there are 6-input LUTs instead of 4-input LUTs. In this paper we present the use of 6-input LUT architecture for some Boolean functions (Mux8, Mux16, Mux32, Mux64, SOP64, OR40 and AND40).we show our results in terms of LUTs and Slices and these results are much better as compare to previously reported results that based on 4-input LUTs.

Original language	English
Title of host publication	Industrial Instrumentation and Control Systems
Pages	2548-2554
Number of pages	7
DOIs	https://doi.org/10.4028/www.scientific.net/AMM.241-244.2548
Publication status	Published - 2013
Externally published	Yes
Event	2012 International Conference on Measurement, Instrumentation and Automation, ICMIA 2012 - Guangzhou, China Duration: 15 Sep 2012 → 16 Sep 2012

Publication series

Name	Applied Mechanics and Materials
Volume	241-244
ISSN (Print)	1660-9336
ISSN (Electronic)	1662-7482

Conference

Conference	2012 International Conference on Measurement, Instrumentation and Automation, ICMIA 2012
Country/Territory	China
City	Guangzhou
Period	15/09/12 → 16/09/12

Keywords

FPGA
LUT-6 Architecture

Access to Document

10.4028/www.scientific.net/AMM.241-244.2548

Cite this

@inproceedings{531d784d49cb40a29baecfe1f392c073,

title = "Efficient utilization of FPGA using LUT-6 architecture",

abstract = "Field Programmable gate array (FPGA) technology is continuously gaining market share and becoming essential part of the today's modern embedded systems. The most common FPGA architecture consists of an array of logic blocks called Configurable Logic Block (CLB), I/O pads, and routing channels. In general, a logic block (CLB) consists of logical cells called Slices and other dedicated resources. A typical cell consists of LUTs (Look up table). In modern FPGAs, there are 6-input LUTs instead of 4-input LUTs. In this paper we present the use of 6-input LUT architecture for some Boolean functions (Mux8, Mux16, Mux32, Mux64, SOP64, OR40 and AND40).we show our results in terms of LUTs and Slices and these results are much better as compare to previously reported results that based on 4-input LUTs.",

keywords = "FPGA, LUT-6 Architecture",

author = "Razia Zia and Muzaffar Rao and Arshad Aziz and Parvez Akhtar",

year = "2013",

doi = "10.4028/www.scientific.net/AMM.241-244.2548",

language = "English",

isbn = "9783037855461",

series = "Applied Mechanics and Materials",

pages = "2548--2554",

booktitle = "Industrial Instrumentation and Control Systems",

note = "2012 International Conference on Measurement, Instrumentation and Automation, ICMIA 2012 ; Conference date: 15-09-2012 Through 16-09-2012",

}

Zia, R, Rao, M, Aziz, A & Akhtar, P 2013, Efficient utilization of FPGA using LUT-6 architecture. in Industrial Instrumentation and Control Systems. Applied Mechanics and Materials, vol. 241-244, pp. 2548-2554, 2012 International Conference on Measurement, Instrumentation and Automation, ICMIA 2012, Guangzhou, China, 15/09/12. https://doi.org/10.4028/www.scientific.net/AMM.241-244.2548

TY - GEN

T1 - Efficient utilization of FPGA using LUT-6 architecture

AU - Zia, Razia

AU - Rao, Muzaffar

AU - Aziz, Arshad

AU - Akhtar, Parvez

PY - 2013

Y1 - 2013

N2 - Field Programmable gate array (FPGA) technology is continuously gaining market share and becoming essential part of the today's modern embedded systems. The most common FPGA architecture consists of an array of logic blocks called Configurable Logic Block (CLB), I/O pads, and routing channels. In general, a logic block (CLB) consists of logical cells called Slices and other dedicated resources. A typical cell consists of LUTs (Look up table). In modern FPGAs, there are 6-input LUTs instead of 4-input LUTs. In this paper we present the use of 6-input LUT architecture for some Boolean functions (Mux8, Mux16, Mux32, Mux64, SOP64, OR40 and AND40).we show our results in terms of LUTs and Slices and these results are much better as compare to previously reported results that based on 4-input LUTs.

AB - Field Programmable gate array (FPGA) technology is continuously gaining market share and becoming essential part of the today's modern embedded systems. The most common FPGA architecture consists of an array of logic blocks called Configurable Logic Block (CLB), I/O pads, and routing channels. In general, a logic block (CLB) consists of logical cells called Slices and other dedicated resources. A typical cell consists of LUTs (Look up table). In modern FPGAs, there are 6-input LUTs instead of 4-input LUTs. In this paper we present the use of 6-input LUT architecture for some Boolean functions (Mux8, Mux16, Mux32, Mux64, SOP64, OR40 and AND40).we show our results in terms of LUTs and Slices and these results are much better as compare to previously reported results that based on 4-input LUTs.

KW - FPGA

KW - LUT-6 Architecture

UR - http://www.scopus.com/inward/record.url?scp=84872912646&partnerID=8YFLogxK

U2 - 10.4028/www.scientific.net/AMM.241-244.2548

DO - 10.4028/www.scientific.net/AMM.241-244.2548

M3 - Conference contribution

AN - SCOPUS:84872912646

SN - 9783037855461

T3 - Applied Mechanics and Materials

SP - 2548

EP - 2554

BT - Industrial Instrumentation and Control Systems

T2 - 2012 International Conference on Measurement, Instrumentation and Automation, ICMIA 2012

Y2 - 15 September 2012 through 16 September 2012

ER -

Efficient utilization of FPGA using LUT-6 architecture

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this