Generating VHDL-AMS models of digital-to-analogue converters from MATLAB (R)/SIMULINK (R)

Research output: Contribution to conferencePaper

Original languageEnglish (Ireland)
Publication statusPublished - 2007

Cite this