Live demostration: 'Ripple sort' algorithm, circuit implementation and verification using VHDL synthesisable testbench verification technique
- Ching Y. Man
- , Elfed Lewis
- , Brian Moss
- Analog Devices, Inc.
- University of Limerick
- InvenSense Ireland
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review